

CMOS CDTA BASED ANALOG FILTER REALIZATION

THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE
REQUIREMENTS FOR THE AWARD OF THE DEGREE OF

MASTER OF TECHNOLOGY

IN

CONTROL & INSTRUMENTATION

by

Aditi Raj Singh

2K22/C&I/01

Under the supervision of

Prof. Ram Bhagat

Professor, Department of Electrical Engineering, DTU

and Co-Supervision of

Assist.Prof. Shreyansh Upadhyaya

Assistant Professor, Department of Electrical Engineering, DTU



To the

DEPARTMENT OF ELECTRICAL ENGINEERING

DELHI TECHNOLOGICAL UNIVERSITY

(Formerly Delhi College of Engineering)

Bawana Road, New Delhi-110042

MAY, 2024



DELHI TECHNOLOGICAL UNIVERSITY
(Formerly Delhi College of Engineering)
Bawana Road, New Delhi-110042

CERTIFICATE

I hereby certify that the Project Report titled “ **CMOS CDTA Based Analog Filter Realization**” which is submitted by **Aditi Raj Singh, 2K22/C&I/01** of M.Tech (Control & Instrumentation), Department of Electrical Engineering, Delhi Technological University, New Delhi in partial fulfillment of the requirement for the award of the degree of Master of Technology, is a record of the project work carried out by the students under my supervision. To the best of my knowledge this work has not been submitted in part or full for any Degree or Diploma to this University or elsewhere.

Place : New Delhi


Supervisor 29/5/24

Date : 29/05/24



DELHI TECHNOLOGICAL UNIVERSITY
(Formerly Delhi College of Engineering)
Bawana Road, New Delhi-110042

CANDIDATE'S DECLARATION

I, **Aditi Raj Singh**, 2K22/C&I/01 of M.Tech (Control & Instrumentation), hereby declare that the project Report titled "**CMOS CDTA Based Analog Filter Realization**" which is submitted by me to the Department of Electrical Engineering, Delhi Technological University, New Delhi in partial fulfillment of the requirement for the award of the degree of Master of Technology, is original and not copied from any source without proper citation. This work has not previously formed the basis for the award of any Degree, Diploma Associateship, Fellowship or similar title or recognition.

Aditi Raj Singh

Aditi Raj Singh

Place : New Delhi

Date : 29/05/24

ACKNOWLEDGEMENT

I take immense pleasure to express my deep and sincere gratitude to my esteemed supervisor, **Prof. Ram Bhagat**, for his invaluable guidance and spending of his precious

hours for my work. His excellent cooperation and suggestion through stimulating and beneficial discussions provided me with an impetus to work and made the completion of work possible.

I also extend my sincere thanks to **Assistant Prof. Shreyansh Upadhyaya** for offering invaluable assistance and helping me in my research work which boosted my confidence and paved the way to plan for surveying at the initial stages. He provided me with constant encouragement and support in all possible ways.

I also appreciate and heartily thanks to all faculty member of Department of Electrical Engineering and all my lab mates for their constant support in my research work. I am also thankful to all my classmates and technical staff for supporting and helping me throughout the research work.

Finally, yet importantly, I would like to pay high regards to almighty Lord Krishna, my Parents, my family members and my friends for their real inspiration and motivation throughout my work and lifting me uphill this phase of life.

ABSTRACT

This thesis explores the design and analysis of a CMOS-based universal inverse bi-quad filter utilizing a Current Differencing Transconductance Amplifier (CDTA). The proposed circuit leverages a minimal passive component set, consisting of grounded capacitors and strategically chosen resistors, to achieve reconfigurable lowpass, bandpass, and highpass filtering functionalities. This eliminates the need for hardware reconfiguration for different filter types, enhancing circuit flexibility.

The design prioritizes manufacturability by employing grounded capacitors, facilitating integration into compact ICs. Furthermore, a non-ideal analysis reveals low sensitivity to component variations, ensuring robust performance under practical operating conditions.

SPICE simulations, incorporating realistic transistor model parameters, were conducted to validate the theoretical predictions of the circuit's behaviour. The simulated results exhibit close agreement with the theoretical analysis, demonstrating the accuracy of the proposed design.

This universal inverse biq-uad filter offers several technical advantages that the circuit offers the flexibility to achieve lowpass, bandpass, and highpass filtering responses through the selection of passive component values, eliminating the need for hardware modifications.

The utilization of grounded capacitors simplifies the design and facilitates integration into ICs due to reduced layout complexity and compatibility with standard fabrication processes. Non-ideal analysis demonstrates low sensitivity to component variations, resulting in robust circuit performance despite potential manufacturing tolerances or environmental variations.

This design presents a versatile and efficient solution for various analog signal processing applications demanding reconfigurable filtering functionalities and compatibility with IC integration.

CONTENT

<u>S.No.</u>	<u>Title</u>	<u>Page No.</u>
	Student's Declaration	ii
	Certificate	iii
	Acknowledge	iv
	Abstract	v
	Content	vi
	List of Tables	viii
	List of Figures	ix
1.	INTRODUCTION	
1.1	Analog Signal Processing (ASP)	1
1.2	Aim of Project	3
1.2.1	Active Building Blocks in Analog Signal Processing	3
1.3	State of Art	4
1.3.1	The rise of Current Mode Circuitry	4
1.3.2	A Novel Set of Modern Blocks	5
1.4	Organisation of Thesis	5
2.	LITERATURE REVIEW	
2.1	Current Differencing Transconductance Amplifier (CDTA)	7
2.1.1	CDTA – (History& Present)	7
2.1.2	The CDTA's Two-Stage Act: Subtracting Currents and Controlling Voltage	9
2.1.3	Equations	10
2.2	CMOS Implementation of CDTA	11
2.3	Circuit Description of CDTA with High Gain Transconductance	13
2.4	Small Signal Analysis of Proposed CDTA	16

2.5	Realisation of Universal Bi-quad Filters using CDTA	19
2.6	Realisation of Universal Bi-quad Inverse Filters using CDTA	21
2.6.1	Inverse Filters	22
2.7	Hardware Implementation of CDTA	25
3.	REALIZATION OF UNIVERSAL BI-QUAD FILTERS USING CONVENTIONAL TOPOLOGIES	26
4.	PROPOSED WORK - REALISATION OF UNIVERSAL INVERSE BI-QUAD FILTERS	32
4.1	Proposed Circuit Topologies	33
4.2	Sensitivity Analysis	34
5.	SIMULATION RESULTS	36
5.1	The CDTA's DC and AC properties as well as its AC frequency responses	36
5.2	Frequency Response of Proposed Bi-quad Inverse Filters	38
5.3	Layout Design	41
6.	CONCLUSION & FUTURE SCOPE	42
7.	REFERENCES	44

LIST OF TABLES

Table No.	Name of the Table
2.1	Transistor W/L ratios used in CDTA circuit simulation
2.2	Summary for analysis of Realised Filters using ABB.
2.3	Summary for analysis of Application Of CDTA
2.4	Summary for analysis of Realised Inverse Filters using ABB
4.1	Filters Sensitivity Analysis

LIST OF FIGURES

Figure No.	Name of the Figures
2.1	Basic Symbol of CDTA
2.2	Equivalent Behavioural Model of Basic CDTA element
2.3	Two-stage basic implementation of CDTA
2.4	Standard CMOS based CDTA
2.5	Symbolic Representation of CDTA consisting of CDU and OTA
2.6	Full CDTA Circuit Diagram Based on the suggested g_m Boosting Method
2.7	Proposed transconductance gain enhancement technique
2.8	AC equivalent circuit of OTA
2.9	Inverse Low Pass Filters
2.10	Inverse High Pass Filters
2.11	Inverse Band Pass Filters
2.12	CDTA implementation using commercially available ICs
3.1	Bi-quad filter using CDTA element
3.2	Comparative Analysis of LPF Response for Theoretical and Proposed topologies
3.3	Comparative Analysis of HPF Response for Theoretical and Proposed topologies
3.4	Comparative Analysis of BPF Response for Theoretical and Proposed topologies
3.5	Transient Response of LPF realised by CDTA
3.6	Transient Response of HPF realised by CDTA
3.7	Transient Response of BPF realised by CDTA

- 4.1 Proposed Inverse Filter Topology
- 5.1 DC characteristics of CDTA
- 5.2 AC response (I_z/I_p) of CDTA
- 5.3 AC response (I_z/I_n) of CDTA
- 5.4 Variation of transconductance gain (g_m) with respect to frequency
- 5.5 Frequency responses of (a) ILPF (b) IHPF (c) IBPF
- 5.6 Tunability of cut-off frequency (a) ILPF (b) IHPF (c) IBPF
- 5.7 Layout Design Of CDTA
- 5.8 Layout Design of CDTA based Universal Bi-quad Inverse Filter

CHAPTER 1

INTRODUCTION

The quest for electronic circuits operating at ultra-low supply voltages and minimal power consumption stands as a pivotal and enduring trend shaping the advancement of microelectronic technologies. In numerous applications, additional requisites arise, notably concerning the speed or accuracy of signal processing. However, simultaneously meeting these diverse demands proves challenging, necessitating practical trade-off solutions. Over the past two decades, the progression of modern analog signal processing applications has aligned with the current mode paradigm, wherein signals representing processed information manifest as electric currents. In contrast to conventional voltage mode circuits reliant on electric voltages, current mode circuits, under certain conditions, can offer advantages such as higher bandwidth and improved signal linearity. Due to their design for lower voltage swings, they accommodate the use of smaller supply voltages. Concurrently, mixed-mode circuits have garnered attention, given the imperative to optimize interfaces between sub-blocks operating in different modes. Additionally, the consideration of mixed-mode operation and even reverting to conventional voltage mode finds justification, as some widely accepted assertions regarding the superiority of the current mode may lack empirical basis.

1.1 Analog Signal Processing (ASP)

Over the years, both analog and digital designers have shifted their focus to thinking and calculating primarily in terms of voltages instead of currents, even though many signals in analog circuits begin as currents. Analysing the ASP paths in Fig. 1.1 reveals that sensor senses the output signals, then currents, or charges, are converted to voltages by current-to-voltage converters before being processed in purely voltage-based circuits, as shown in Fig. 1.2. This pre-processed voltage becomes the input signal. A similar process occurs at the system's output, where the current from the digital-to-analog converter is initially converted to voltage, post-processed, and then frequently changed back to current in order to power a transducer.

A more straightforward approach is to use analog circuits that directly process signals as currents, as illustrated in Fig. 1.3. This method would bypass the need for voltage-to-current and current-to-voltage converters that adjust the input signal for voltage processing and digital conversion. This could reduce both the chip area and the energy required for signal processing, while also eliminating a potential source of errors. However, current signal processing has not become widespread due to the lack of high-performance current processing circuits.




Fig.1.1 Universal Signal Processing System




Fig.1.2 Voltage Signal Processing System

Although there are numerous building blocks for voltage processing, such as operational amplifiers and comparators, there has been insufficient focus on developing equivalent building blocks for current processing circuits.




Fig.1.3 Current Signal Processing System

1.2 Aim of Project

This work concentrates on active building blocks for modern integrated circuits operating in current-mode or mixed-mode.

1.2.1 Active Building Blocks in Analog Signal Processing

While various approaches exist, here are the most common active devices used to realize universal biquad filters:

- **Operational Transconductance Amplifier (OTA):** This is a building block for many analog circuits, including bi-quad filters. It takes a voltage difference as input and produces a current as output.
- **Second-Generation Current Conveyor (CCII):** This device comes in different variations (CCII+, CCII-) and can be used to create current mirrors, summers, and other functionalities helpful in filter design.
- **Current Differencing Transconductance Amplifier (CDTA):** As discussed previously, CDTAs are gaining popularity due to their ability to simplify filter design and offer high-frequency performance. They combine current differencing and transconductance amplification functionalities.
- **Voltage Differencing Transconductance Amplifier (VDTA):** Like the CDTA but operates in the voltage mode, VDTA can also be used for bi-quad filter design, although less common than the options.

The choice of active device depends on factors like:

- **Desired filter characteristics:** Different devices offer varying control over filter response (cutoff frequency, quality factor).

- **Circuit complexity:** Some devices may require fewer external components, leading to simpler filter designs.
- **Performance considerations:** Factors like operating frequency and power consumption may influence device selection.

In recent years, CDTA has emerged as a compelling choice for universal bi-quad filter design due to its advantages in circuit simplicity and high-frequency performance.

The primary focus of the report is to explore the use of a commercially available modern integrated circuit, the Current Differential Transconductance Amplifier (CDTA), in various new electronic blocks, even though some of these blocks are already established in their voltage-mode versions. This thesis will emphasize applied research rather than fundamental research, specifically targeting the currently available current-mode amplifiers.

The aims of this dissertation are as follows:

- i. Investigate the effects of imperfections in current mode amplifiers.
- ii. Design and verify circuits that are insensitive to these imperfections using current mode amplifiers.
- iii. Develop new analog designs to realize inverse filters (ILPF, IHPF, and IBPF).

1.3 States of Art

Analog integrated circuit design has become increasingly significant with the expansion of new opportunities. IC processing techniques have advanced to a stage where high-performance and innovative “special” devices can be integrated. This progress has sparked a renewed interest in circuit design techniques that were previously constrained by the available technology. Essentially, we are now witnessing technology-driven advancements in circuit design. One such example is the development of “current mode” techniques (Toumazou 1990, Current mode approach [11]), many of which have only become practically feasible with the advent of true complementary bipolar and MOS technology processes.

1.3.1 The Rise of Current-Mode Circuitry

While voltage-mode circuits have long been the workhorse of analog design, a new

contender is emerging. Current-mode signal processing offers several exciting advantages, making it a compelling choice for modern circuits.

Firstly, current-mode circuits shine in environments with limited voltage headroom, like those powered by 3.3 volts or less. This is becoming increasingly common as chip sizes shrink. Additionally, they often require simpler designs, especially when processing current signals from sensors or probes. This can lead to lower power consumption as well.

However, there are hurdles to overcome. Achieving high gain and bandwidth while maintaining low offset current and fast operation can be tricky. Traditionally, gain is boosted through feedback resistors, but this comes at the cost of speed. Current-mode circuits excel because they can operate with minimal voltage swings at each stage, allowing for high-speed processing near the transistor's transition frequency.

1.3.2 A Novel Set of Modern Building Elements

The world of CMOS technology is witnessing the rise of a new generation of current-mode circuits – often referred to as switched-current or dynamic current circuits. These include innovative components like switched-current filters, dynamic current mirrors, and even current memory cells.

Furthermore, engineers are developing entirely new building blocks specifically for current-mode operation. These include current amplifiers, followers, and conveyors, which mirror the functionality of their voltage-mode counterparts like voltage comparators and followers. This shift towards current-mode design is largely driven by the ever-shrinking size of transistors in digital CMOS processes. As supply voltages drop (currently at 3.3V with potential reductions to 1.5V), these processes are optimized for digital performance, which can hinder voltage-mode circuit behaviour. By operating entirely or partially in the current domain, these challenges can be effectively addressed.

1.4 Organisation of Thesis

Chapter 1: Introduction

Includes the introduction of ASP, Active Building Blocks, and brief about research work.

Chapter 2: Literature Review

This chapter gives brief about CDTA as active building block, also about the Bi-quad filters and give the brief about all Inverse Universal Bi-quad filters designed till now.

Chapter 3: Realization of Universal Bi-quad Filters using Conventional Topologies

In this chapter, realisation of Universal Bi-quad Filters using CDTA with high gain trans conductance and conventional circuits.

Chapter 4: Proposed Work - Realisation of Universal Inverse Bi-quad Filters

In this chapter, I have proposed the new circuit topologies using CDTA with high gain trans conductance to realise Inverse Filters (ILPF, IBPF and IHPF).

Chapter 5: Simulation Results

In this chapter, analysis of all the plots of CDTA with high gain trans conductance and Universal Inverse Bi-quad Filters.

Chapter 6: Conclusion and Future Scope

This chapter includes the conclusion about the research work and future scope further.

CHAPTER 2

LITERATURE REVIEW

Analog filters are essential components in various fields, from communication to instrumentation and control systems. However, with the growing demand for portable and battery-powered devices, there's a crucial need for circuits that function efficiently at low voltages. This is where current-mode circuits come in – they're perfectly suited for these applications. Compared to traditional voltage-mode circuits, current-mode circuits boast several advantages. They offer a wider dynamic range, meaning they can handle a larger range of signal strengths without distortion. Additionally, they achieve higher bandwidths, allowing them to process faster signals. They also exhibit greater linearity, ensuring accurate signal reproduction. Current-mode circuits often require simpler designs, leading to lower power consumption. This is a major benefit for portable devices where battery life is a top priority.

A new star is emerging in the world of current-mode analog signal processing: the CDTA. This innovative building block offers several exciting features. Firstly, CDTAs boast superior speed and bandwidth compared to previous solutions. This allows them to handle even faster signals with greater efficiency. Another key advantage is their freedom from parasitic input capacitances. These unwanted capacitors can slow down traditional circuits, but CDTAs eliminate this issue. Finally, CDTAs offer electronic tenability, meaning their properties can be easily adjusted to meet specific design requirements. Several current-mode filters have already been successfully designed using CDTAs as their core building block. This technology holds great promise for the future of low-power, high-performance analog circuits in portable devices.

2.1 Current Differencing Transconductance Amplifier (CDTA)

The CDTA is a groundbreaking innovation in the realm of analog circuit design. This versatile building block specifically caters to current-mode signal processing applications.

2.1.1 CDTA – (History & Present)

Over the past 15 years, the (CDTA) has become a hot topic in analog circuit research. This innovative building block has sparked a wave of development, with researchers proposing new designs and implementing them in various applications. The concept of the CDTA first emerged in 2003, courtesy of D. Biolek. He envisioned it as a combination of two existing building blocks: a current difference unit (CDU) and an OTA. Biolek later put his idea into practice by building a CDTA circuit using MOS transistors in 2006. He even demonstrated its practical value by creating a KHN filter using this CDTA.

Around the same time (2007), H. Kuntman also presented a CDTA circuit design. Since then, numerous researchers have explored different ways to implement CDTAs, using either bipolar junction transistors (BJTs) or MOS transistors as the basic building blocks. However, the conventional CDTA structure found in most literature relies on a standard current differencing amplifier followed by a typical trans conductor. This approach can lead to discrepancies between the expected performance of the CDTA and its actual behaviour in a circuit.

Here's what makes CDTAs so interesting: unlike traditional voltage-mode circuits, they operate entirely in the current domain. This means they take current as input and produce current as output. This characteristic makes them highly valuable for designing modern analog modules that prioritize low power consumption and high-frequency operation [1-6].

The versatility of CDTAs goes beyond just processing mode. They can be used to implement a wide range of functions and find applications in various analog signal processing and generation circuits. From current limiters and filters to performing arithmetic operations, creating oscillators, and rectifying signals, CDTAs offer a powerful tool for analog circuit designers.

Researchers are constantly striving to improve the performance of current-mode active elements like OTAs and second-generation current conveyors (CCIIs). These efforts often focus on achieving a wider linearity range in the input stages and a high output impedance in the output stages. Thankfully, CDTAs can achieve good linearity, high accuracy, and high output resistance through careful design choices, such as employing high-performance current mirrors and well-designed input stages.




Fig.2.1. Basic Symbol of CDTA [52]

2.1.2 The CDTA's Two-Stage Act: Subtracting Currents and Controlling Voltage

The (CDTA) operates like a well-rehearsed duo. It has two key stages that work together seamlessly:

- **Input Current Subtractor:** This first stage acts like a minus sign, taking two incoming current signals and calculating the difference between them. This difference current becomes the key player for the next stage.
- **Dual Output Transconductance Stage:** The difference current doesn't stay alone for long. It's sent to a special zone called the "z terminal." Here, things get interesting:




Fig.2.2. Equivalent Behavioural Model of Basic CDTA element [52]

- **Temporary Voltage Conversion:** An external impedance, like a resistor, is used to convert the difference current into a voltage at the z terminal.

- **Current Control with Voltage:** This voltage at the z terminal then acts as a control signal for two internal circuits. These circuits use the voltage information to manipulate the flow of current within the CDTA, ultimately generating two output currents as the final act.

This analogy simplifies the CDTA's operation, but it captures the essence: taking in currents, processing the difference, and producing new currents as the output.

2.1.2 Equations

CDTA can also be considered as a current operational amplifier, as presented in Fig.2.1, and the characteristics equations in matrix form as shown in Eq. (2.1).

$$\begin{bmatrix} V_p \\ V_n \\ I_z \\ I_x \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 1 & -1 & 0 & 0 \\ 0 & 0 & 0 & +g_m \end{bmatrix} \begin{bmatrix} I_p \\ I_n \\ V_x \\ V_z \end{bmatrix} \quad (2.1)$$

Considering the deviation of the voltage and current gains from their ideal values, the characteristics equation of the CDTA is given in Eq. (2.2).

$$\begin{bmatrix} V_p \\ V_n \\ I_z \\ I_x \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ \alpha_p & -\alpha_n & 0 & 0 \\ 0 & 0 & 0 & +g_m \end{bmatrix} \begin{bmatrix} I_p \\ I_n \\ V_x \\ V_z \end{bmatrix} \quad (2.2)$$

Where, g_m is the transconductance gain, p and n are the input terminals, z and $\pm x$ are the output terminals, and Z_z is an external impedance connected at the terminal z. and α_p & α_n are current gains, $\alpha_p = 1 - \epsilon_p$, and $\alpha_n = 1 - \epsilon_n$. Here, ϵ_p and ϵ_n are the current tracking errors, and their absolute values are much less than the 1.

The diagram representing a CDTA might seem like a jumble of letters and symbols. Let's break it down to understand its functionality better:

Input Terminals (p & n): These are the entry points where two separate current signals enter the CDTA.

Output Terminals (z, +x, & -x): The CDTA processes the input currents and delivers the results at these terminals.

z Terminal: This acts as an intermediate stage.

+X & -X Terminals: These are the final outputs, where the CDTA produces two new current signals.

Behind the symbol how the CDTA works, the CDTA performs its magic in two key steps: Current Subtraction and Conversion.

The CDTA calculates the difference between the two input currents at terminals p and n. This difference current is then directed towards the z port. An external component, typically a resistor, is connected to the z port. This resistor helps convert the difference current into a voltage.

Voltage Control and Current Creation: The voltage generated at the z terminal acts as a control signal for the CDTA's internal circuitry. This control voltage influences two internal "trans conductors" – special circuits that can manipulate current flow. One trans conductor creates a positive output current at the +X terminal, while the other creates a negative output current at the -X terminal. The strength of these output currents is determined by a value called "transconductance gain" (represented by the symbol g_m).

$$V_n = V_p = 0 \quad (2.3)$$

$$I_z = I_p - I_n \quad (2.4)$$

$$I_{x+} = g_m V_z ; I_{x-} = -g_m V_z \quad (2.5)$$

$$g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_t) \quad (2.6)$$

$$g_m = \sqrt{2 \cdot \mu_n C_{ox} \frac{W}{L} \cdot I_B} \quad (2.7)$$

The equations mentioned earlier account for a slight imperfection in the CDTA's operation. These imperfections, called "current tracking errors," are represented by the symbols ϵ_p and ϵ_n . These errors are very small and have minimal impact on the overall performance of the CDTA circuit. By understanding this interplay between input currents, voltage conversion, and controlled current generation.

2.2 CMOS Implementation of CDTA

The basic design of a CDTA block, as illustrated in Figure 2.3, can be broken down into two key stages working together:

- **Current Differencing Unit (CDU):** This first stage utilizes two specific circuits known as "current conveyors." These clever components help the CDTA calculate the difference between the incoming currents.
- **Dual-Output Operational Transconductance Amplifier (OTA):** The processed difference current from the first stage is then fed into a special amplifier called a "dual-output OTA." This amplifier takes the current information and transforms it into two separate output currents, completing the CDTA's processing cycle.




Fig.2.3. Two-stage basic implementation of CDTA [52]

The concept of the (CDTA) first emerged in 2003, courtesy of D. Biolek's groundbreaking work presented at the European Conference on Circuit Theory and Design (ECCTD). Three years later, in 2006, Biolek brought this idea to life by creating the first practical CDTA circuit built using CMOS technology. This initial CDTA design was quite basic. It relied on two specialized circuits called "differential current conveyors" to handle the current subtraction. The processed difference current was then fed into a unique amplifier known as a "single-input double-current-output OTA." This clever combination required a total of 24 transistors – 12 for the current conveyors and 12 for the OTA – to achieve the desired functionality. Additionally, the circuit employed three biasing currents and a dual supply voltage to operate effectively. While this initial implementation laid the foundation for future CDTA development, it wasn't the end of the story. Researchers have continuously explored various approaches to refine and improve upon this initial design.

This CDTA was implemented in PSPICE using 0.18-nm MIETEC transistor model




Fig.2.4 Standard CMOS based CDTA [1]

characteristics varying from 4:1 to 16:1 in transistor aspect ratio. This CDTA has a trans-conductance of 0.479 mA/V and a biasing current of 200A. 400 MHz is the bandwidth obtained as indicated in Table 2.1, which is far more than the few MHz of bandwidth that can be achieved from an OPAMP. This indicates quite clearly that, when compared to OPAMPs and other current/voltage-mode fundamental building blocks, this CDTA can function across a greater frequency range.

Traditional CDTAs have a limitation – their gain, a measure of signal amplification, can only be increased so much by adjusting a bias current. This approach also leads to higher power consumption.

2.3 Circuit Description of CDTA with High Gain Transconductance

Researchers have proposed new CDTA structures (CDTA-I) to overcome these limitations and achieve significantly higher gains. Here's the key idea:

- **Commoning Common-Source Amplifiers:** Tiny amplifier circuits called "common-source amplifiers" are strategically placed between the gate and source terminals of the MOSFETs in the conventional CDTA's differential pair.
- **Increased Gate-Source Voltage:** These added amplifiers boost the voltage difference between the gate and source terminals of the differential pair MOSFETs. This, in turn, significantly increases the overall transconductance gain of the proposed CDTA. To evaluate the performance of the proposed CDTA design, researchers used computer simulations based on the characteristics of a common 0.18 μm CMOS technology.




Fig. 2.5 Symbolic Representation of CDTA consisting of CDU and OTA




Fig. 2.6 Full CDTA Circuit Diagram Based on the suggested g_m Boosting Method [53]

The secret behind the higher gain of CDTA lies in a clever addition to its design – common-source amplifiers. As shown in Figure 2, these tiny amplifier circuits are strategically placed between the gate and source terminals of the MOSFETs in the differential pair (a key component of the CDTA).

Here's how they work:

- **Voltage Boost:** The inputs to both the differential pair MOSFETs and the common-source amplifiers are connected to the voltage across the "Z" ports of CDTA. However, the outputs of the common-source amplifiers are cleverly fed back to the source terminals of the differential pair MOSFETs. Because of the

- **Increased Currents, Increased Gain:** The common-source amplifiers effectively raise the gate-to-source voltages of the differential pair MOSFETs. This, in turn, results in a significant increase in their drain currents (I_1 and I_2).

The final output currents (I_{x+} and I_{x-}) of the CDTA are simply the sum of these amplified drain currents. Consequently, the CDTA achieves a higher transconductance gain compared to the conventional design, all while maintaining the same input voltage (V_z) as its predecessor.

2.4 Small Signal Analysis of Proposed CDTA




Fig.2.8 AC equivalent circuit of OTA [53]

Fig. 2.8 displays the small-signal equivalent model of OTA in CDTA. The output voltage V_x of the CS amplifier is determined by applying a modest signal voltage V_z to the "Z" port.

$$V_x = -\frac{V_z}{2} \left(\frac{g_{m2}}{g_{m9}} \right) \quad (2.8)$$

where $V_z/2$ is considered due to half symmetry of OTA.

The v_{gs7} and v_{gs8} of M_7 and M_8 , respectively are given as

$$V_{gs7} = \frac{V_z - V_x}{2} \quad (2.9)$$

$$V_{gs8} = -\left(\frac{V_z - V_x}{2} \right) \quad (2.10)$$

The voltage V_{g1} can be obtained after applying KCL at node A

$$V_{g1} = -g_{m7} \left(\frac{V_z - V_x}{2} \right) \left(\frac{1}{g_{m9}} \parallel r_7 \parallel r_9 \right) \quad (2.11)$$

The value of $1/g_{m9}$ is smaller than the values of r_7 and r_9 . So, the parallel combination of $1/g_{m9}$, r_7 , and r_9 reduces to $1/g_{m9}$ which results in:

$$V_{g1} \cong -\frac{g_{m7}}{g_{m9}} \left(\frac{V_z - V_x}{2} \right) \quad (2.12)$$

Replacing the value of V_x from Eq. (8) into Eq. (12) gives

$$V_{g10} \cong -\frac{g_{m7}}{g_{m9}} \cdot \frac{V_z}{2} \left(1 + \frac{1}{2} \cdot \frac{g_{m2}}{g_{m9}} \right) \quad (2.13)$$

Applying KCL at node B for calculation of voltage V_{g3} results in

$$V_{g3} = g_{m8} \left(\frac{V_z - V_x}{2} \right) \left(\frac{1}{g_{m2}} \parallel r_8 \parallel r_2 \right) \quad (2.14)$$

The value of $1/g_{m2}$ is smaller than the values of r_8 and r_2 . Therefore the Eq. (14) can be approximated as

$$V_{g3} \cong -\frac{g_{m8}}{g_{m2}} \left(\frac{V_z - V_x}{2} \right) \quad (2.15)$$

After replacing the value of V_x from Eq. (8) to Eq. (15), we get

$$V_{g3} \cong \frac{g_{m8}}{g_{m2}} \cdot \frac{V_z}{2} \left(1 + \frac{1}{2} \cdot \frac{g_{m4}}{g_{m9}} \right) \quad (2.16)$$

The voltage v_{g15} can be obtained as

$$V_{g5} = -g_{m3} \cdot V_{g3} \left(\frac{V_z - V_y}{2} \right) \left(\frac{1}{g_{m6}} \parallel r_3 \parallel r_6 \right) \quad (2.17)$$

The value of V_{g3} is substituted from Eq. (16) in Eq. (17) and we get,

$$V_{g5} \cong -\frac{g_{m3}}{g_{m6}} \cdot \frac{g_{m8}}{g_{m2}} \cdot \frac{1}{2} \cdot \frac{V_z}{2} \left(1 + \frac{1}{2} \cdot \frac{g_{m4}}{g_{m9}} \right) \quad (2.18)$$

KCL is applied at node D to obtain the value of current i_{x+} , which yields,

$$i_{x+} = -g_{m15} v_{g15} - g_{m10} v_{g10} \quad (2.19)$$

Substituting the values of V_{g1} and v_{g5} from Eqs. (2.13) and (2.18) in Eq. (2.19) gives,

$$i_{x+} \cong g_{m8} \cdot \frac{g_{m5}}{g_{m6}} \cdot \frac{g_{m3}}{g_{m2}} \cdot \frac{V_z}{2} \left(1 + \frac{1}{2} \cdot \frac{g_{m4}}{g_{m9}} \right) + g_{m7} \cdot \frac{g_{m1}}{g_{m9}} \cdot \frac{V_z}{2} \left(1 + \frac{1}{2} \cdot \frac{g_{m20}}{g_{m19}} \right) \quad (2.20)$$

Due to symmetrical aspect ratios, the respective transconductances of MOSFETs are

assumed as,

$$g_{m5} = g_{m6}, g_{m2} = g_{m3}, g_{m9} = g_{m1}, g_{m20} = g_{m22}, g_{m19} = g_{m20} \quad (2.21)$$

Using Eqs. (2.19) and (2.20), the value of current I_{x+} is obtained as,

$$i_{x+} = g_m \cdot V_z (1 + A) \quad (2.22)$$

$$\text{Where,} \quad A = \frac{g_{m20}}{g_{m19}} \quad (2.23)$$

If we compare Eq. (4) and Eq. (22) then the value of trans conductance of the suggested CDTA is greater than the transconductance of the traditional CDTA by a factor of one plus A. The suggested CDTA's transconductance is represented by the expression in Eq. (2.24).

$$G_m = (1 + A) \cdot g_m \quad (2.24)$$

Table 2.1 Transistor W/L ratios used in CDTA circuit simulation

Transistor	W/L Ratio (μm)
M_1 - M_6	8/1
M_7 - M_{10}	5/1
M_{11} - M_{12}	20/2
M_{13} - M_{14}	16/1
M_{15} - M_{20}	6/1
M_{21} - M_{24}	4/1

The biasing current values are as follows: $I_{B1} = 500 \mu\text{A}$, $I_{B2} = 500 \mu\text{A}$, and $I_{B3} = 486.2 \mu\text{A}$.

The supply voltages have values of $\pm 0.5 \text{ V}$.

2.5 Realisation of Universal Bi-quad Filters using CDTA

The CDTA has emerged as a versatile building block for analog circuit design, particularly in the realm of current-mode applications.

Universal Bi-quad Filters: These filters are crucial components for processing electronic signals. They can remove unwanted noise or selectively amplify specific frequency bands. The term "universal" refers to their ability to perform various filtering functions (**low-pass, high-pass, band-pass, and band-reject**) by adjusting circuit parameters.

Universal bi-quad filters are the chameleons of the signal processing world. These versatile filters can be configured to perform various functions – low-pass, high-pass, band-pass, and band-reject – by adjusting circuit parameters.

The chosen active building block forms the core of the filter circuit. Additional passive components like resistors and capacitors are then strategically placed to achieve the desired filter response. The specific number and arrangement of these components depend on the chosen active device, filter type, and desired characteristics.

Referring to existing research on realizing universal bi-quad filters using active building blocks, is a solid foundation for your work. Here are some ways to leverage this existing knowledge. **Analyse Existing Designs:**

- **Circuit Topologies:** Review the specific circuit configurations used in the papers you referenced. Identify common themes and variations in how CDTAs are employed within the filter circuits.
- **Component Selection:** Analyse the types and values of passive components (resistors, capacitors) used in conjunction with the CDTAs in different filter designs.
- **Filter Response Control:** Understand how the papers adjust circuit parameters (e.g., component values) to achieve different filter responses (LP, HP, BP and BR).

Here, are the papers that referred to realize the Universal Bi-quad Filters and Universal Inverse Bi-quad filters using CDTA.

Table 2.2 Summary for analysis of Realised Filters using ABB.

Reference, Year	Name & No. of ABB used	Passive Elements	Realised Filters
[4]	CDBA (1)	2C, 2R	LPF, HPF, BPF
[24]	CFOA (3)	6R	LPF, HPF, BPF, BRF, APF
[14]	CFOA (4)	2C	LPF, HPF, BPF
[5]	CFOA (1)	2C, 1R	LPF, HPF, BPF
[6]	CFA (1)	2C, 1R	LPF, HPF, BPF
[8]	VCII+ (3)	3C, 2R	LPF, HPF, BPF
[16]	CCII+ (2)	2C, 2R	LPF, HPF, BPF
[10]	OTA (2)	2C	LPF, HPF, BPF
[15]	OTA (2)	2C, 1R	LPF, HPF, BPF
[13]	OTRA	2C, 6R	LPF, HPF, BPF
[11]	VDTA (1)	2C, 1R	LPF, HPF, BPF
[12]	VDTA (2)	2C	LPF, HPF, BPF

CDTA's Advantages: Using CDTAs to create universal bi-quad filters offers various advantages:

- **Simplified Design:** Compared to traditional voltage-mode circuits, CDTAs can implement these filters with less components, leading to more compact designs.
- **High-Frequency Performance:** CDTAs excel at handling high-frequency signals, making them ideal for modern applications.
- **Electronic Tuning:** The properties of a CDTA-based filter can be easily adjusted electronically, allowing for greater flexibility and customization.

Research Focus: Researchers have actively explored various approaches to realizing universal bi-quad filters using CDTAs. Here are some key areas of focus:

- **Minimizing Components:** A significant effort is directed towards designing filters with minimum number of passive components (resistors and capacitors) while maintaining desired filter characteristics.
- **Current-Mode Operation:** Researchers strive to maintain pure current-mode operation for the entire filter, maximizing the benefits of CDTA technology.

- **Filter Response Control:** Developing methods to precisely control the filter's response (cutoff frequency, quality factor) through adjustments within the CDTA circuit is another area of investigation.

The existing research on active building blocks, especially CDTAs in bi-quad filters, is a great starting point. Here's how to leverage it:

- **Analyse designs:** See how researchers use CDTAs and passive components in filter circuits.
- **Identify improvements:** To reduce the components or improve filter control.
- **Plan your design:** Choosing filter types, components, and simulate the circuit.

Table 2.3 Summary for analysis of Application Of CDTA

Reference	No. of Devices	Components	Realization
[1]	CDTA (2)	2 C	LPF, HPF, BPF
[22]	CDTA (1)	2 C, 2 R	LPF, HPF, BPF
[18]	CDTA (1)	2 C, 1R	LPF, HPF, BPF
[19]	CDTA (1)	1 C, 1R	LPF, BPF
[21]	CDTA (3)	2 C, 2 R	IHPF
[20]	CDTA (1)	1 C, 1 R	IAPF

Overall, the research on CDTA-based universal Bi-quad filters highlights the potential of this approach for creating efficient, high-performance filters for various analog signal processing applications. The field of analog filter design has seen a surge in interest in using CDTAs for realizing universal bi-quad filters. These filters offer the flexibility to perform various filtering functions.

2.6 Realisation of Universal Inverse Bi-quad Filters using CDTA

In the realm of signal processing, filters play a vital role in manipulating specific frequency components of a signal. While traditional bi-quad filters focus on attenuating or eliminating unwanted frequencies, inverse bi-quad filters take a different approach.

Imagine a scenario where you have a signal that has been altered by a known bi-quad filter. An inverse bi-quad filter aims to reverse this alteration, essentially restoring the

original signal. It acts like a mathematical mirror, undoing the frequency response imposed by the original bi-quad filter.

2.6.1 Inverse Filters

- **Inverse Low Pass Filter:** A regular low-pass filter is like focusing on the smooth, blurry parts of the picture and ignoring the sharp edges and details. An inverse low-pass filter would be like a sharpening filter, trying to bring back those lost details.
- **High Pass Filters:** This specialized filter attempts to undo the work of the regular high-pass filter. Ideally, it recovers the original signal by amplifying the low-frequency components that were blocked by the original filter.
- **Inverse Band Pass Filter:** Aims to recover the original signal that was filtered by a band-pass filter. It amplifies the frequencies that were attenuated by the original filter, restoring the complete signal.




Fig.2.9 Inverse Low Pass filter.

This specialized filter aims to reverse the effects of a known bi-quad filter, essentially restoring the original signal. It acts like a mathematical mirror, inverting the frequency response imposed by the original filter, revealing the hidden message within the




Fig.2.10 Inverse High Pass filter.




Fig.2.11 Inverse Band Pass filter.

Scrambled code. A great starting point with existing research on active devices (especially CDTAs) for inverse bi-quad filters. Here's how to use it:

- **Analyse designs:** See how researchers use active devices and components in existing inverse filters.
- **Focus on CDTAs:** Explore how CDTAs can be used for potentially simpler inverse filter designs.
- **Consider challenges:** Address stability and noise concerns during your design process.

Table 2.4 Summary for analysis of Realised Inverse Filters using ABB

Reference	Name & No. of ABB used	Passive Elements	Realised Filters
	Op-Amp (1)	4R, 2C	IHPF
[27]	Op-amp (1)	$\frac{1}{2}R$, $\frac{1}{2}C$	IHPF, IBPF
[36]	OTA (5/6)	2C	ILPF, IHPF, IBPF
[37]	OTA (4/5)	2C	ILPF, IHPF, IBPF, IBRF
	CCII (1)	2R, 1C	IAPF
[40]	CFOA (3)	4R, 2C	ILPF, IHPF, IBPF, IBRF
[41]	CFOA (3)	$\frac{3}{5}R$, 2C	ILPF, IHPF, IBPF, IBRF
[42]	CFOA (3)	$\frac{2}{3}R$, $\frac{2}{3}C$	ILPF, IHPF, IBPF
[43]	CFOA (2)	$\frac{4}{6}R$, 2C	ILPF, IHPF, IBPF, IBRF
[44]	FTFN (1)	4R, 2C	ILPF, IHPF, IBPF, IBRF, IAPF
[45]	FTFN (1)	3R, 1C	IAPF
[46]	OTRA (2)	$\frac{4}{6}R$, $\frac{3}{4}C$	ILPF, IHPF, IBPF
[47]	OTRA (1)	3R, 3C	IBRF
[38]	CDBA (2)	$\frac{4}{5}R$, RC	IBRF, IAPF
[39]	CDBA (2)	3R, 2C	ILPF, IHPF, IBPF, IBRF
[17]	CDBA (2)	9R, 9C	IBPF
[23]	CDBA (1)	$\frac{2}{3}R$, $\frac{2}{3}C$	ILPF, IHPF, IBPF, IBRF
[6]	CDTA (1)	1R, 1C	IAPF
[24]	CDTA (3)	2R, 2C	ILPF
[25]	VDTA (2/4)	2C	ILPF, IHPF, IBPF, IBRF
[26]	VDTA (4)	$\frac{1}{8}R$, 2C	ILPF, IHPF, IBPF, IBRF
[48]	VCII (2/3)	$\frac{4}{6}R$, $\frac{1}{2}C$	ILPF, IHPF, IBPF
[49]	VCII (2)	2R, 2C	ILPF, IHPF, IBPF, IBRF

Research in realizing universal inverse bi-quad filters is active. Advancements in active device technology and design methodologies hold promise for achieving robust and efficient solutions, making them valuable tools in various signal processing applications where signal restoration is critical.

2.6 Hardware implementation of CDTA

The implementation of CDTA using commercially available ICs (AD844 and CA3080) as presented in Fig.2.12.

While dedicated CDTA integrated circuits (ICs) are emerging, you can build a functional CDTA using a combination of readily available ICs like the AD844 and CA3080.




Fig.2.12 CDTA implementation using commercially available ICs [52]

CHAPTER 3

REALIZATION OF UNIVERSAL BI-QUAD FILTERS USING CONVENTIONAL TOPOLOGIES

The depicted current-mode active filter, utilizing a CDTA alongside two grounded capacitors and a switched resistor, is presented in Figure 3.1. By employing grounded capacitors exclusively, the circuit becomes well-suited for integration into IC implementations. The switched capacitor serves as a resistor, thereby minimizing the required fabrication space. This configuration is compatible with CMOS technology. The suggested circuit facilitates essential filter functions such as LP, HP, and BP. The current outputs corresponding to these filter functions are illustrated in Fig.3. Through standard calculations for the presented filter, the current responses can be determined. The presented circuit demonstrates capability in executing fundamental filter functions, including LP, HP, and BP operations. The current outputs corresponding to these filter modes are illustrated in Figure.3.1.

Note, that the p-terminal of the CDTA remains unused. This observation can be leveraged to streamline the input circuitry of the CDTA for this specific application.




Fig. 3.1 Bi-quad filter using CDTA element [54]

Based on standard existing replies can be expressed as follows in the computations for the filter.:

$$I_{LP} = \frac{\frac{g_m}{RC_1 C_2}}{s^2 + \frac{1}{RC_1} s + \frac{g_m}{RC_1 C_2}} I_{in} \quad (3.1)$$

$$I_{BP} = \frac{\frac{1}{RC_1} s}{s^2 + \frac{1}{RC_1} s + \frac{g_m}{RC_1 C_2}} I_{in} \quad (3.2)$$

$$I_{HP} = \frac{s^2}{s^2 + \frac{1}{RC_1} s + \frac{g_m}{RC_1 C_2}} I_{in} \quad (3.3)$$

Bandwidth (BW), natural frequency (ω_0) and quality factor (Q) are expressed by:

$$BW = \frac{1}{RC_1}; \omega_0 = \sqrt{\frac{g_m}{C_1 C_2 R}}; Q = \sqrt{g_m R \frac{C_1}{C_2}} \quad (3.4)$$

Equation (5) reveals that the parameter ω_0 is modifiable by transconductance g_m , irrespective of the bandwidth. Chnjaging the biasing current of the CDTA enables the manipulation of transconductance values.

This design utilizes a single CDTA along with two capacitors and two resistors, one grounded and the other virtually grounded. The circuit offers the flexibility of achieving LP, BP, and HP filter responses without modification of the hardware configuration. Additionally, it allows for electronic adjustment of both the natural frequency and quality factor. This circuit achieves LP, BP, and HP filtering functionalities using only one CDTA, two grounded capacitors, and a combination of grounded and virtually grounded resistors. The design eliminates the need for hardware reconfiguration for different filter types. Furthermore, it enables electronic control over the filter's natural frequency and quality factor. This design leverages a single CDTA with minimal passive components: two grounded capacitors and one each of grounded and virtually grounded resistors. The circuit offers the unique capability of realizing LP, BP, and HP filters without any hardware changes. It also provides electronic control over the filter's characteristic frequency and damping factor. The cutoff frequencies of Bi-quad filters using conventional CDTA and CDTA[1] are 40.82 MHz and 3.5 GHz, respectively. The comparative Analysis is presented in Figure 4. (a-c). Their power dissipations are measured at 13mW, and 7.47mW. Consequently,

Bi-quad filters implemented with new CDTA provide higher center frequencies and use less power than those achieved with traditional CDTA.

The proposed Bi-quad filters are tailored for a (ω_0 of 159 kHz and a Q-factor of 0.707, achieved through careful selection of the passive elements such as $R = 0.1K$, and $C1 = C2 = 0.1001nF$. By using grounded capacitors, this design is well-suited for integration into compact microchips (ICs). This simplifies the fabrication process and reduces overall circuit size. A non-ideal analysis reveals that the circuit exhibits low sensitivity, meaning its performance is minimally affected by variations in component values. Both the active and passive components have sensitivities less than one, indicating a robust design. Extensive simulations were carried out to confirm the theoretical predictions of the circuit's behaviour. The simulated results closely match the theoretical analysis, demonstrating the accuracy of the proposed design.




Fig. 3.2 Comparative Analysis of LPF Response for Theoretical and Proposed topologies




Fig. 3.3 Comparative Analysis of HPF Response for Theoretical and Proposed topologies




Fig. 3.4 Comparative Analysis of HPF Response for Theoretical and Proposed topologies

The transient response of Bi-quad Filter using CDTA, for an input sinusoidal current with an amplitude of $1\mu\text{A}$ at 15.9MHz frequency, is depicted in Fig.3.5-3.7.




Fig. 3.5 Transient Response of LPF realised by CDTA




Fig. 3.6 Transient Response of HPF realised by CDTA




Fig. 3.6 Transient Response of Band Pass Filter realised by CDTA

CHAPTER 4

PROPOSED WORK - REALISATION OF UNIVERSAL INVERSE BI-QUAD FILTERS

Imagine a system that distorts a signal in a specific way. An inverse filter acts like a magic decoder ring – it needs to "know" this distortion beforehand to undo it. The inverse filter essentially mirrors the distorting effect, but in reverse. By doing this, it cancels out the distortion and recovers the original, undistorted signal.

While research has focused heavily on designing digital inverse filters, there's a gap in the world of analog inverse filters. This lack might be due to the limited availability of proven design methods for analog circuits. However, recent trends suggest a renewed interest in this area. Let's take a closer look at the existing research on analog inverse filters in Table 2.4.

Universal inverse filters hold promise for recovering signals distorted by known filters. CDTAs are emerging as interesting active devices for filter design, offering potential benefits for inverse filter realization.

The advantages of using CDTAs:

- **Simpler Designs:** Compared to traditional Active Building Block-based designs, CDTAs might enable simpler circuit configurations for specific inverse filter applications, especially for high-frequency filters. This can lead to more compact and potentially lower-power filter implementations.
- **Current-Mode Operation:** CDTAs operate in current mode, offering certain benefits in terms of dynamic range and linearity compared to voltage-mode counterparts.

Successful CDTA-based inverse filter designs could offer advantages in terms of circuit complexity, component count, and potentially lower power consumption compared to traditional OTA-based approaches. The potential for simpler high-frequency filter designs using CDTAs could be valuable in various applications like communication systems and signal processing for high-bandwidth signals.

4.1 Proposed Circuit Topologies

The IHPF, IBPF, and ILPF circuit topology that is used in its implementation using two CDTA blocks [53] with high gain transconductance with two resistors and two capacitors act as passive elements in circuit is shown in Fig.4.1




Fig.4.1 Proposed Inverse Filter Topology

This circuit design can act as a LPF, HPF, and BPF. The current outputs for these filtering functions are illustrated in Fig.3. Using standard calculations for this circuit, the mathematical expressions for the current responses are as follows:

By using the general equations of CDTA,

$$H_{ILP}(s) = \frac{I_{out}}{I_{in}} = \frac{g_m R_1 R_2 C_2 s}{s C_1 + 1} \quad (4.1)$$

$$H_{IHP}(s) = \frac{I_{out}}{I_{in}} = \frac{g_m R_2}{s C_1 R_1 + 1} \quad (4.2)$$

$$H_{IBP}(s) = \frac{I_{out}}{I_{in}} = \frac{g_m R_2}{(s C_1 R_1 + 1)(s C_2 R_2 + 1)} \quad (4.3)$$

To confirm the theoretical predictions, we simulated the proposed universal inverse bi-quad filter configuration using SPICE, a popular circuit simulation software. The

simulation employed a CMOS-based CDTA circuit design [53], as detailed in Figure 2.6. This design incorporates realistic transistor model parameters for all circuit components. The specific dimensions of the transistors are provided in Table 2.1.

With a resistor of 2.24 k Ω connected to the z port of the CDTA, the simulation results indicate a bandwidth of roughly 400 MHz at the x+ and x- terminals. Figure 4 visually represents the outcomes of the universal inverse bi-quad circuit simulations.

The proposed inverse active filters target a specific center frequency (ω_0) of 159 kHz and a quality factor (Q) of 0.707. We achieved this by carefully selecting the passive element values: both C1 and C2 capacitors are set to 50 pF, and the transconductance (g_m) ranges from 3.74 to 5.56 mS. The circuit operates with symmetrical power supplies of ± 2.5 V.

BW, ω_0 and Q are expressed by:

$$BW = \frac{1}{RC_1} \quad (4.4)$$

$$\omega_0 = \sqrt{\frac{g_m}{C_1 C_2 R}} \quad (4.5)$$

$$Q = \sqrt{g_m R \frac{C_1}{C_2}} \quad (4.6)$$

4.2 Sensitivity Analysis

Sensitivity analysis is a technique used to assess how the output of a model or system changes when there are variations in the input values.

Applying the standard interpretation of a function $F(a)$'s sensitivity regarding a parameter of interest a , that is,

$$S_a^{F(a)} = \frac{a}{F(a)} \frac{\partial F(a)}{\partial a} \quad (4.7)$$

The sensitivities of ω_0 , and Q of Bi-quad filters have been tabulated in Table 4.1. It may be noted from Table 4.1. that the sensitivities with respect to all passive components are found to be less than 1.

Table 4.1 Filters Sensitivity Analysis

Filter	Sensitivity
LPF	$S_R^{\omega_0} = S_{C1}^{\omega_0} = S_{C2}^{\omega_0} = -\frac{1}{2}$ $S_R^Q = S_{C1}^Q = S_{C2}^Q = -\frac{1}{2}$
HPF	$S_R^{\omega_0} = \frac{1}{2}, \quad S_{C1}^{\omega_0} = S_{C2}^{\omega_0} = -\frac{1}{2}$ $S_R^Q = S_{C1}^Q = S_{C2}^Q = -\frac{1}{2}$
BPF	$S_R^{\omega_0} = \frac{1}{2}, \quad S_{C1}^{\omega_0} = S_{C2}^{\omega_0} = -\frac{1}{2}$ $S_R^Q = 0, \quad S_{C1}^Q = S_{C2}^Q = -\frac{1}{2}$

CHAPTER 5

SIMULATION RESULTS

5.1 The CDTA's DC and AC properties as well as its AC frequency responses




Fig.5.1 DC characteristics of CDTA




Fig.5.2 AC response (I_z/I_p) of CDTA




Fig.5.3 AC response (I_n/I_p) of CDTA






Fig. 5.4 Variation of transconductance gain (g_m) with respect to frequency

5.2 Frequency Response of Proposed Bi-quad Inverse Filters



(a)



(b)





Fig.5.5 Frequency responses of (a) ILPF (b) IHPF (c) IBPF







Fig5.6 Tunability of cut-off frequency (a) ILPF (b) IHPF (c) IBPF

5.3 Layout Designs




Fig.5.7 Layout Design Of CDTA




Fig.5.7 Layout Design of CDTA based Universal Bi-quad Inverse Filter

CHAPTER 5

CONCLUSION & FUTURE SCOPE

The future scope outlines potential areas for significant improvement in the capabilities and applicability of these universal bi-quad inverse filters using CDTA technology. By continuing research in these areas, researchers can pave the way for wider adoption of these filters in various signal processing applications.

Enhancing Performance:

- **Higher-Order Filters:** Future research should explore extending the design to higher-order filters for tackling more complex filtering tasks. These filters would have a more intricate structure than the current bi-quad design.
- **Improved Accuracy:** Minimizing errors caused by imperfections in CDTA circuits is crucial. Researchers should investigate techniques to achieve greater accuracy in the filter responses.
- **Wider Bandwidth:** Expanding the operational bandwidth of the filters would allow them to handle a broader range of signal frequencies. This would require further research into design methods.

Advanced Applications:

- **Switched-Capacitor Implementations:** Investigating the feasibility of implementing these filters using switched-capacitor circuits is necessary. This could potentially allow for integration into CMOS technology, making the filters more widely applicable.
- **Programmable Filters:** Developing programmable versions of these filters would enable them to dynamically adjust their characteristics based on real-time requirements. This would require significant design advancements.
- **Nonlinear Filtering Applications:** Exploring the potential application of these filters in nonlinear filtering tasks, such as harmonic distortion removal or edge detection in image processing, could open new avenues for their use.

Integration and Miniaturization:

- **On-Chip Integration:** Researchers should investigate the possibility of incorporating these filters directly onto integrated circuits. This would lead to more compact and efficient signal processing systems.
- **Reduced Power Consumption:** Minimizing the power consumption of these filters is essential for battery-powered applications. Research on low-power design techniques is needed.
- **Microfluidic Integration:** Exploring the potential for integrating these filters with microfluidic devices for lab-on-a-chip applications or bio signal processing holds promise for future advancements.

Research into alternative CDTA implementations using different materials or device structures could potentially achieve better performance or wider operating ranges. Exploring the suitability of emerging nano electronic devices for realizing these filters could lead to significant size reduction and improved performance. This would require investigation into the compatibility of these new materials with the filter design.

References

- [1] A. U. Keskin, D. Bielek, E. Hancioglu, and V. Biolkova, "Current-mode KHN filter employing CDTA," *AEU - Int. J. Electron. Commun.*, vol. 60, no. 7, pp. 443-446, 2006.
- [2] D. Prasad, D. R. Bhaskar, and A. K. Singh, "Multi-function biquad using single current differencing transconductance amplifier," *Analog Integr. Circuits Signal Process.*, vol. 61, no. 3, pp. 309-313, Dec. 2009.
- [3] U. Keskin, "Multi-Function Biquad Using Single CDBA," *Electr. Eng.*, vol. 88, no. 4, pp. 353-356, 2006.
- [4] S. A. Bashir and N. A. Shah, "Voltage Mode Universal Filter Using Current Differencing Buffered Amplifier as an Active Device," *Circuits Syst.*, vol. 3, no. 1, pp. 1-4, 2012.
- [5] N. Herencsar, J. Koton, K. Vrba, and O. Cicekoglu, "Single UCC-N1B 0520 Device as a Modified CFOA and Its Application to Voltage- and Current-Mode Universal Filters," *Appl. Electron., Pilsen*, vol. 9, pp. 127-130, 2011.
- [6] N. A. Shah, M. F. Rather, and S. Z. Iqbal, "A Novel Voltage-Mode Universal Filter Using a Single CFA," *Active Passive Electron Devices*, vol. 1, no. 1, pp. 183-188, 2005.
- [7] J. W. Horng, C. K. Chang, and J. M. Chu, "Voltage-Mode Universal Biquadratic Filter Using Single Current-Feedback Amplifier," *IEICE Trans. Fundam.*, vol. 85, no. 8, pp. 1970-1973, 2005.
- [8] N. Herencsar, J. Koton, and K. Vrba, "KHN-Equivalent Voltage-Mode Filters Using Universal Voltage Conveyors," *AEU-Int. J. Electron. Commun.*, vol. 65, no. 2, pp. 154-160, 2011.
- [9] M. Minarcik and K. Vrba, "Continuous-Time Multifunctional Filters with Wide Bandwidth Using Universal Voltage Conveyors," *Proc. Sixth Int. Conf. Netw.*, 2007.
- [10] D. R. Bhaskar, A. Raj, and P. Kumar, "Mixed-Mode Universal Biquad Filter Using OTAs," *J. Circuits Syst. Comput.*, vol. 28, no. 12, pp. 1950092, 2019.
- [11] G. Singh, H. Pasha, H. C. Hadimani, S. Abidin, and Z. Tabbusm, "MOS realization of fully electronically tunable single resistance control mixed mode biquad filter employing single VDTA at $\pm 0.6V$," *WSEAS Trans. Circuits Syst.*, vol. 16, no. 3, pp. 181-189, 2021.
- [12] J. Satansup and W. Tangsrirat, "Compact VDTA-based current-mode electronically tunable universal filters using grounded capacitors," *Microelectron. J.*, vol. 45, no. 6, pp. 613-618, 2014.
- [13] C.-M. Chang, Y.-T. Lin, C.-K. Hsu, C.-L. Hou, and J.-W. Horng, "Generation of Voltage-Mode OTRA-Based Multifunction Biquad Filter," *Recent Res. Instrum., Meas., Circuits Syst.*, 2011.
- [14] V. K. Singh, A. K. Singh, D. R. Bhaskar, and R. Senani, "New Universal Biquads Employing CFOAs," *IEEE Trans. Circuits Syst. II, Express Briefs*, vol. 53, no. 11, pp. 1299-130, Nov. 2006.
- [15] C. Psychalinos, C. Kasimis, and F. Khateb, "Multiple-input single-output universal biquad filter using single output operational transconductance amplifiers," *AEU - Int. J. Electron. Commun.*, vol. 93, pp. 360-367, 2018.
- [16] J.-W. Horng, "Voltage/current-mode universal biquadratic filter using single CCII+," *Indian J. Pure Appl. Phys.*, vol. 48, no. 10, pp. 749-756, 2010.

- [17] S. S. Borah, A. Singh, and M. Ghosh, "CMOS CDBA Based 6th Order Inverse Filter Realization for Low-Power Applications," *2016 IEEE Region 10 Conference (TENCON)*, pp. 11-15, Nov. 2016.
- [18] N. A. Shah, M. Quadri, and S. Z. Iqbal, "Realization of CDTA based current-mode Universal Mode," *Indian J. Pure Appl. Phys.*, vol. 46, pp. 283-285, 2008.
- [19] D. Biolek, V. Biolková, and Z. Kolka, "Current Mode Bi-quad employing Single CDTA," *Indian J. Pure Appl. Phys.*, vol. 47, pp. 535-537, 2008.
- [20] N. A. Shah, M. Quadri, and S. Z. Iqbal, "High output impedance current mode all pass inverse filter using CDTA," *Indian J. Pure Appl. Phys.*, vol. 46, no. 12, pp. 893-896, 2008.
- [21] A. Sharma, A. Kumar, and P. Whig, "On the Performance of CDTA Based Novel Analog Inverse High Pass Filter Using 0.35 μ m CMOS Parameter," *International Journal of Science, Technology & Management*, vol. 4, no. 01, pp. 1-6, Mar. 2015.
- [22] A. Rana, D. Prasad, and N. Afzal, "Low voltage floating gate MOSFET based current differencing transconductance amplifier and its applications," *Journal of Semiconductors*, vol. 39, no. 9, pp. 1-4, Sep. 2018.
- [23] T. K. Paul, S. Roy, and R. R. Pal, "Realization of Inverse Active Filters Using Single Current Differencing Buffered Amplifier," *J. Sci. Res.*, vol. 13, pp. 85-99, 2021.
- [24] A. Sharma, A. Kumar, and P. Whig, "On performance of CDTA-based novel analog inverse low pass filter using 0.35 μ m CMOS parameter," *Int. J. Sci. Technol. Manag.*, vol. 4, pp. 594-601, 2015.
- [25] P. Kumar, N. Pandey, and S. K. Paul, "Realization of Resistor less and Electronically Tunable Inverse Filters Using VDTA," *J. Circ Syst. Comput.*, vol. 28, no. 1950143, 2018.
- [26] P. Kumar, N. Pandey, and S. K. Paul, "Electronically Tunable VDTA-Based Multi-function Inverse Filter," *Iran. J. Sci. Technol. Trans. Electr. Eng.*, vol. 45, pp. 247-257, 2021.
- [27] D. V. Kamat, "New Operational Amplifier based Inverse Filters," *In Proceedings of the 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA)*, pp. 1177-1181, Jun. 2019.
- [28] S. S. Gupta, D. R. Bhaskar, R. Senani, and A. K. Singh, "Inverse active filters employing CFOAs," *Electr. Eng.*, vol. 91, pp. 23-26, 2009.
- [29] S. S. Gupta, D. R. Bhaskar, and R. Senani, "New analogue inverse filters realized with current feedback op-amp," *Int. J. Electron.*, vol. 9, pp. 1103-1113, 2011.
- [30] H.-Y. Wang, S.-H. Chang, T.-Y. Yang, and P.-Y. Tsai, "A Novel Multifunction CFOA-Based Inverse Filter," *Circuits Syst.*, vol. 2, pp. 14-17, 2011.
- [31] K. Garg, R. Bhagat, and B. Jaint, "A novel multifunction modified CFOA based inverse filter," *In Proceedings of the 2012 IEEE 5th India International Conference on Power Electronics (IICPE), Delhi, India*, pp. 1-5, Dec. 2012.
- [32] V. N. Patil and R. K. Sharma, "Novel inverse active filters employing CFOA," *Int. J. Sci. Res. Dev.*, vol. 3, pp. 359-360, 2015.
- [33] T. Tsukutani, Y. Sumi, and N. Yabuki, "Electronically tunable inverse active filters employing OTAs and grounded capacitors," *Int. J. Electron. Lett.*, vol. 4, pp. 166-176, 2014.

- [34] A. Raj, R. Bhagat, P. Kumar, and D. R. Bhaskar, "Grounded-Capacitor Analog Inverse Active Filters using CMOS OTAs," *In Proceedings of the 2021 8th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India*, pp. 778-783, Aug. 2021.
- [35] A. Raj, R. Bhagat, P. Kumar, and D. R. Bhaskar, "Grounded-Capacitor Analog Inverse Active Filters using CMOS OTAs," *In Proceedings of the 2021 8th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India*, pp. 778-783, Aug. 2021.
- [36] T. Tsukutani, Y. Sumi, and N. Yabuki, "Electronically tunable inverse active filters employing OTAs and grounded capacitors," *Int. J. Electron. Lett.*, vol. 4, pp. 166-176, 2014.
- [37] T. Tsukutani, Y. Kunugasa, and N. Yabuki, "CCII-Based Inverse Active Filters with Grounded Passive Components," *J. Electr. Eng.*, vol. 6, pp. 212-215, 2018.
- [38] R. Bhagat, D. R. Bhaskar, and P. Kumar, "Inverse Band Reject and All Pass Filter Structure Employing CMOS CDBAs," *Int. J. Eng. Res. Technol.*, 2019.
- [39] R. Bhagat, D. R. Bhaskar, and P. Kumar, "Multifunction Filter/Inverse Filter Configuration Employing CMOS CDBAs," *Int. J. Recent Technol. Eng.*, 2019.
- [40] S. S. Gupta, D. R. Bhaskar, R. Senani, and A. K. Singh, "Inverse active filters employing CFOAs," *Electr. Eng.*, vol. 91, pp. 23-26, 2009.
- [41] S. S. Gupta, D. R. Bhaskar, and R. Senani, "New analogue inverse filters realized with current feedback op-amp," *Int. J. Electron.*, vol. 9, pp. 1103-1113, 2011.
- [42] H.-Y. Wang, S.-H. Chang, T.-Y. Yang, and P.-Y. Tsai, "A Novel Multifunction CFOA-Based Inverse Filter," *Circuits Syst.*, vol. 2, pp. 14-17, 2011.
- [43] V. N. Patil and R. K. Sharma, "Novel inverse active filters employing CFOA," *Int. J. Sci. Res. Dev.*, vol. 3, pp. 359-360, 2015.
- [44] M. T. Abuelma'Atti, "Identification of Cascadable Current-Mode Filters and Inverse-Filters Using Single FTFN," *Frequenz*, vol. 54, no. 9-10, pp. 284-289, 2000.
- [45] N. A. Shah and M. A. Malik, "FTFN based dual inputs current-mode all pass inverse filters," *Indian J. Radio Space Phys.*, vol. 34, no. 3, pp. 206-209, 2005.
- [46] A. Pradhan and R. K. Sharma, "Generation of OTRA-Based Inverse All Pass and Inverse Band Reject Filters," *Proc. Natl. Acad. Sci. India Sect. A Phys. Sci.*, vol. 90, no. 4, pp. 481-491, 2019.
- [47] S. Banerjee, S. S. Borah, M. Ghosh, and P. Mondal, "Three Novel Configurations of Second Order Inverse Band Reject Filter Using a Single Operational Transresistance Amplifier," *In Proceedings of the TENCON 2019—2019 IEEE Region 10 Conference (TENCON), Kochi, India*, pp. 2173-2178, Oct. 2019.
- [48] M. A. Al-Absi, "Realization of inverse filters using second generation voltage conveyor (VCII)," *Analog Integr. Circuits Signal Process.*, vol. 109, no. 1, pp. 29-32, 2021.
- [49] S. M. Al-Shahrani and M. A. Al-Absi, "Efficient Inverse Filters based on Second-Generation Voltage Conveyor (VCII)," *Arab. J. Sci. Eng.*, pp. 1-6, 2021.
- [50] A. Leuciuc, "Using nullors for realization of inverse transfer functions and characteristics," *Electron. Lett.*, vol. 33, no. 12, pp. 949-951, 1997.
- [51] N. A. Shah and M. F. Rather, "Realization of voltage-mode CCII-based all pass filter and its inversion version," *Indian J. Pure Appl. Phys.*, vol. 44, no. 4, pp. 269-271, 2006.

- [52] S. Bisariya, & N. Afzal, "Design and implementation of CDTA: a review," *Sāadhanā*, 45(1), 282, 2020.
- [53] R. Kour, R. Pandey, & S. K. Rai, "High transconductance gain current differencing transconductance amplifiers using a new approach of gm boosting," *Wireless Personal Communications*, 118, 3435-3455, 2021.
- [54] M. Dehran, I. P. Singh, K. Singh., & R. K. Singh, R. K., "Switched capacitor biquad filter using CDTA," *Circuits and Systems*, 4, 438-442, 2013.

PAPER NAME

FINAL_MTECH-Thesis (2).pdf

WORD COUNT

9044 Words

CHARACTER COUNT

49545 Characters

PAGE COUNT

47 Pages

FILE SIZE

2.8MB

SUBMISSION DATE

May 29, 2024 1:33 PM GMT+5:30

REPORT DATE

May 29, 2024 1:33 PM GMT+5:30

15% Overall Similarity

The combined total of all matches, including overlapping sources, for each database.

- 11% Internet database
- 12% Publications database
- Crossref database
- Crossref Posted Content database
- 3% Submitted Works database

Excluded from Similarity Report

- Bibliographic material
- Quoted material
- Cited material
- Small Matches (Less than 8 words)