



Delhi Technological University

Delhi-42

Certificate

This is to certify that the dissertation entitled “**Applications of VDCC in Analog Circuit Design**” submitted by **Mayank Rawat** in completion of major project dissertation for Master of Technology degree in **VLSI Design and Embedded Systems** at Delhi Technological University is an authentic work carried out by him in under my supervision and guidance.

This is to certify that the above statement made by the candidate is correct to the best of my knowledge.

Place: Delhi

Date:

Dr. Malti Bansal

Assistant Professor

Dept. of Electronics and Communication Engineering

Delhi Technological University, Delhi

Department of Electronics and Communication Engineering

Delhi Technological University

Bawana Road, Delhi- 110042

Candidate's Declaration

I, **Mayank Rawat**, Roll No. **2k13/VLSI/11**, student of **M.Tech (VLSI Design and Embedded Systems)**, hereby declare that the dissertation titled “**Applications of VDCC in Analog Circuit Design**”, under the supervision of **Dr. Malti Bansal**, Assistant Professor, Electronics and Communication Engineering Department, Delhi Technological University, in partial fulfillment of the requirement for the award of the degree of Master of Technology, has not been submitted elsewhere for the award of any degree.

I hereby solemnly and sincerely affirm that all the particulars stated above by me are true and correct to the best of my knowledge and belief.

Place: Delhi

Mayank Rawat

Date:

2k13/VLSI/11

Acknowledgement

It gives me a great pleasure to express my profound gratitude to my supervisor and project guide Dr. Malti Bansal, Assistant Professor, Electronics and Communication Engineering Department, Delhi Technological University, for her invaluable guidance, encouragement and patient and thorough reviews throughout the progress of this dissertation. It has been a great experience to do research under her rich experience.

I would also like to extend my heartfelt gratitude to Prof. P. R. Chadha, Head of the department and all faculty members of Electronics and Communication Engineering Department, Delhi Technological University, for keeping the spirits high and clearing the visions to work on the project.

A note of heartiest gratitude go to my friends, especially Mr. Robin Jain and Mr. Mohit Saxena, for making me understand some important concepts and basics of the subject and helping me out whenever I was stuck during my research work.

I am also thankful to my family for their constant support and motivation during this work.

Mayank Rawat

2k13/VLSI/11

Abstract

The present work deals with voltage differencing current conveyor (VDCC) and its application in analog circuit design. There have been several major developments in the area of analog circuits which have taken place during the past four decades. Ever since the introduction of current conveyors as basic building blocks in analog circuit design, there is a bulk of material available about the various active blocks developed past Current Conveyors.

Among various modern active building blocks, Voltage Differencing Current Conveyor is emerging as quite flexible and versatile building block for analog circuit design. The Voltage Differencing Current Conveyor (VDCC) combines the features of two very basic and very important analog building blocks, a second generation current conveyor and an operational transconductance amplifier. The VDCC analog building block can be used to implement almost all basic signal processing applications like summation, difference, multiplication, amplification, filtering, etc.

In this thesis an attempt has been made to highlight the realization of the VDCC active block using MOSFETs and several other applications in analog circuit design. Initially, the AC and DC characteristics of the VDCC active analog block are studied along with the relationships of various input and output currents and voltages. After this, basic circuits like amplifier, differentiator, integrator and grounded/floating inductor have been realized to understand the working of the VDCC active analog block. After this some advanced applications of VDCC analog block are realized like current/voltage mode biquads and oscillators. A voltage-mode VDCC based biquad filter using three active blocks has also been realized. This VDCC based voltage mode biquad filter gives low-pass, band-pass and notch outputs. For these filters the output characteristics and the effects of passive components are studied and sensitivity analysis is done. Apart from the filter realizations current mode and voltage mode oscillators are also realized. The oscillators are tuned to a particular frequency using passive components.

List of Figures

Chapter 2

Fig.2.1 The basic MOS differential pair configuration	11
Fig. 2.2 Characteristic of CMOS based differential amplifier	12
Fig. 2.3 The basic BJT current mirror	13
Fig.2.4 Base current compensated current mirror	14
Fig.2.5 Cascode current source using BJTs	15
Fig.2.6 Wilson current mirror	16
Fig. 2.7 Complementary current output using cross coupled current mirror	16
Fig. 2.8 Single ended differential amplifier using active load	17
Fig.2.9 Trans-linear buffer (a) Equivalent diagram	18
(b) Realization using BJTs	
Fig. 2.10 Symbol of OTA	19
Fig.2 .11 CMOS realization of operational transconductance amplifier	20
Fig. 2.12 Black box of basic current conveyor	22
Fig.2.13 CMOS implementation of CCI	22
Fig. 2.14 Symbol for CCII	23
Fig.2.15 (a) Implementation of CCII+ and CCII-	24
(b)Simplified circuit for current conveyor	
Fig. 2.16 Symbol of the CCIII	24
Fig. 2.17 CMOS realization of third generation current conveyor (CCIII)	25
Fig. 2.18 Symbolic notation of FDCCII	26
Fig. 2.19 (a) Operational floating current conveyor	27
(b) The OFCC configured as CCII- and CCII+	
Fig. 2.20 Symbol of CCCII	28
Fig. 2.21 Symbol of CFBCCII	29
Fig. 2.22 Symbol of UCC	30
Fig. 2.23 Symbol of DXCCII	31

Chapter 3

Fig.3.1: Symbol of VDCC	35
Fig.3.2 The behavioral model of VDCC	36
Fig.3.3: CMOS realization of VDCC	37
Fig. 3.4 Input DC characteristic of VDCC	38
Fig. 3.5 DC characteristic of Vz and Vx terminal of VDCC	39
Fig. 3.6 Output DC characteristic of VDCC	39
Fig. 3.7 Input AC characteristic of VDCC	40
Fig. 3.8 AC characteristic of Vz and Vx terminal of VDCC	40
Fig. 3.9 Output AC characteristics of VDCC	41
Fig. 3.10 VDCC based amplifier	43
Fig. 3.11 Simplified amplifier using VDCC	43
Fig. 3.12 Time response of amplifier circuit shown in Fig. 3.10	44
Fig. 3.13 Frequency response of the amplifier shown in Fig. 3.10	44
Fig. 3.14 Circuit diagram of differentiator using VDCC	45
Fig. 3.15 Time response of differentiator circuit shown in Fig. 3.20	46
Fig. 3.16 VDCC based ideal integrator	46
Fig 3.17 Time response of integrator circuit is shown in Fig. 3.22	47
Fig. 3.18 Inductance simulators realized using VDCC	48
Fig. 3.19 3 rd order high pass Butterworth filter (a) Passive realization	50
(b) Realization with VDCC based inductance simulator	
Fig. 3.20 Frequency response of 3 rd order Butterworth high-pass filter	51
Fig. 3.21 Total harmonic distortion of high pass filter	51
Fig. 3.22 VDCC based Floating Inductance	52
Fig. 3.23 Band pass filter implemented using FI circuit of Fig. 3.22	53
Fig. 3.24 Frequency response of band-pass filter	54
Fig. 3.25 Transient response of band-pass filter	54

Chapter 4

Fig 4.1 Block diagram of KHN biquad filter using two integrators in feedback loop	60
Fig. 4.2 Equivalent block diagram of the Tow-Thomas Filter	62

Fig: 4.3: Block Diagram of Proposed Biquad Filter	63
Fig.4.4: Magnitude response of the proposed biquad filter showing low-pass, band-pass and notch outputs	65
Fig.4.5: Phase response of the proposed biquad filter	65
Fig. 4.6: Different single frequency RC- canonic oscillator configuration	68
Fig.4.7: Oscillator output for configuration 1	70
Fig.4.8: FFT of the oscillator output for configuration 1	70
Fig.4.9: Scheme for realization of oscillators	72
Fig.4.10: Band-pass filter, the basic building block	73
Fig.4.11: Proposed (a)VDCC based 2- ϕ sinusoidal oscillator (b) its phasor diagram	74
Fig.4.12: Proposed VDCC based 4- ϕ sinusoidal oscillator with its phasor diagram	74
Fig.4.13: Output of the proposed VDCC based 2- ϕ sinusoidal oscillator	76
Fig.4.14: Output of the proposed VDCC based 4- ϕ sinusoidal oscillator	76

List of Tables

Chapter 3

Table: 3.1 Transistors aspect ratios for the VDCC of fig.3.3 38

Table 3.2: The actively realizable inductance forms. 49

Chapter 4

Table 4.1: Characteristic equation, oscillation frequency and condition of oscillation of 69
different oscillator configurations.

List of symbols, abbreviations

Symbols	Descriptions
BW	Bandwidth
BPF	Band Pass Filter
CC	Current Conveyor
CCC	Current Controlled Conveyor
CCII	2 nd generation Current Conveyor
CDBA	Current Differencing Buffer Amplifier
CDTA	Current Differencing Transconductance Amplifier
CFOA	Current Feedback Operational Amplifier
CFTA	Current Follower Transconductance Amplifier
CMOS	Complementary Metal Oxide Semiconductor
CM	Current Mode
DXCCII	Dual-X Current Conveyor
DDCC	Differential Difference Current Conveyor
DVCC	Differential Voltage Current Conveyor
FTFN	Four Terminal Floating Nullor
f_o	Pole Frequency or 3 dB Frequency
FI	Floating Inductor
g_m	Transconductance
GI	Grounded Inductor
HPF	High Pass Filter
I_i or I_{in}	Input Current
I_o or I_{out}	Output Current
IC	Integrated Circuit
I_b	Bias Current
KHN	Kerwin-Huelsman-Newcomb
LPF	Low Pass Filter
MISO	Multiple Input Single Output
MIMO	Multiple Input Multiple Output

OTA	Operational Transconductance Amplifier
OMA	Operational Mirrored Amplifier
Op-Amp	Operational Amplifier
Q	Quality Factor
SISO	Single Input Single Output
SIMO	Single Input Multiple Output
SR	Slew Rate
THD	Total Harmonic Distortion
TTF	Tow-Thomas Filter
V_i or V_{in}	Input Voltage
V_o or V_{out}	Output Voltage
V_{SS}	Source Supply Voltage
V_{DD}	Drain Supply Voltage
VDCC	Voltage Differencing Current Conveyor
VM	Voltage Mode
Z_i	Input Impedance

Contents

Certificate	i
Candidate's Declaration	ii
Acknowledgement	iii
Abstract	iv
List of Figures	v
List of Tables	viii
List of symbols, abbreviations	ix
Contents	xi
Chapter 1 Introduction	1-7
1.1 Background	1
1.2 Analog And Digital Signal Processing	2
1.3 Current Mode And Voltage Mode Signal Processing	3
1.4 Analog Circuit Design	4
1.5 Organization Of The Thesis	6
References	8
Chapter 2 Literature Survey	9-33
2.1 Differential Pair	9
2.1.1 Operation in Common-Mode	10
2.1.2 Operation for Differential Input	11
2.2 Current Mirror	12
2.2.1 Base Current Compensated Current Mirror	13
2.2.2 Cascode Current Source	14
2.2.3 The Wilson Current Mirror	15
2.2.4 Generation of Complementary Current Outputs Using Cross Coupled Current Mirrors	16
2.3 Active Loads	17
2.4 Voltage Buffers (Translinear)	17

2.5 Operational Transconductance Amplifier (OTA)	18
2.6 Current Conveyor	20
2.6.1 First Generation Current Conveyor (CCI)	21
2.6.2 Second Generation Current conveyor (CCII)	22
2.6.2.1 Circuit Implementation of CCII	23
2.6.3 Third Generation Current Conveyors	24
2.7 Derivatives Of Current Conveyors	25
2.7.1 Fully Differential Current Conveyors (FDCCII)	25
2.7.2 Operational Floating Current Conveyor (OFCC)	26
2.7.3 Current Controlled Conveyor (CCCII)	28
2.7.4 Current Controlled Fully Balanced Current Conveyor (CFBCCII)	28
2.7.5 Universal Current Conveyor (UCC)	29
2.7.6 Dual-X Current Conveyor (DXCCII)	30
2.8 Conclusion	31
References	32
 Chapter 3 VDCC And Its Basic Applications	 35-55
3.1 Introduction	35
3.2 Voltage Differencing Current Conveyor	35
3.2.1 Circuit Description	35
3.2.2 Simulation Results	37
3.3 Application of VDCC in Current Mode Signal Processing	41
3.3.1.1 Simulation Results	43
3.3.2 Differentiation	44
3.3.2.1 Simulation Results	45
3.3.3 Integration	47
3.3.3.1 Simulation Results	47
3.4 VDCC Based Inductance Simulation	47
3.4.1 Application Example of New Grounded Inductance	49
3.4.2 Simulation Results	50
3.5 Floating Inductance Using VDCC	52

3.5.1 Application Example of Floating Inductance Circuit	53
3.5.2 Simulations Results	53
3.6 Conclusions	55
References	56
 Chapter 4 Advanced Applications of VDCC: Proposed Configurations	 58-76
4.1 Introduction	58
4.1.1 Kerwin-Heulsman-Newcomb (KHN) Biquad Filter	59
4.1.2 Tow-Thomas Biquad Filter	61
4.2 The Proposed Voltage Mode Biquad	62
4.2.1 Introduction and Description	62
4.2.2 Sensitivity Analysis	64
4.2.3 Simulation Results	64
4.3 The Proposed Current Mode Oscillator Configurations	65
4.3.1 Introduction	65
4.3.2 Circuit Description	66
4.3.3 Simulation Results	70
4.4 The Proposed Voltage Mode Oscillator	71
4.4.1 Introduction and Description	71
4.4.2 Sensitivity Analysis	74
4.4.3 Simulation Results	76
4.5 Conclusions	76
References	77
 Chapter 5 Conclusions and Future Directions	 80-81
5.1 Conclusions	80
5.2 Scope for future work	81
 Appendix A: Model Parameter files	 82
Appendix B: Certificate from IJARECE and the published paper	84
Appendix C: Certificate from IJARCCE and the published paper	91

